Hiring Senior Verification engineers, Bangalore, high-end semiconductor company

ASIC Design-Verification lead (DVL-08-01)

Job code: DVL-08-01

Exp: 4-8 years

Note: there are also individual contributor roles. Summary of skills needed:

- Advanced verification methodologies, preferably SystemVerilog – including testbench development
- (G)DDR2/3 verification experience
- Good problem solving, teamwork

Send CV to career@cvcblr.com
———-

As an ASIC Verification engineer at high end semiconductor design house, verify the design and
implementation of the industry’s leading Graphics and Video
Processors. Specific areas include 2D and 3D graphics, mpeg, video,
audio, high-speed IO interfaces and bus protocols, and memory
subsystem design. In this position, you will be responsible for
verification of the ASIC design – architecture and micro-architecture
- and it may include pre-silicon, emulation, and post-silicon
activities. You are expected to understand the design and
implementation, define the verification scope, develop the
verification infrastructure and verify the correctness of the design.
You will be working with architects, designers, pre and post silicon
verification teams to accomplish your tasks.

Requirements:
Exposure to design and verification tools (VCS or equivalent
simulation tools, debug tools like Debussy)
Good debugging and problem solving skills. Scripting knowledge
Expertise in SystemVerilog or similar HVL
C/C++ programming language experience desirable
Experience in architecting test bench environments for unit and system
level verification
Experience in verification using random stimulus along with functional
coverage and assertion-based verification methodologies
Good communication skills and ability & desire to work as a team
player are a must
Qualification:
BS / MS with 8+ years of experience

Creating quality Verification engineers for VLSI ecosystem

Here is the tale of Mr. Avit Kori, who recently finished his 2-month advanced Verification course @ CVC (www.cvcblr.com/trainings). He possessed strong design skills with Verilog/VHDL but was finding it hard to scale upto modern day VLSI job requirements before joining CVC. At CVC not only did he learn technologies such as

VSV: http://www.cvcblr.com/trng_profiles/CVC_LG_VSV_profile.pdf

SVA: http://www.cvcblr.com/trng_profiles/CVC_LG_SVA_profile.pdf

VMM: http://www.cvcblr.com/trng_profiles/CVC_DR_VMM_profile.pdf

He also contributed to our OVM inhouse project creating quality code, testplan etc. It is that project experience that provided true differentiator in excelling and getting the right breakthrough!

We, TeamCVC wish him all the very best in his future endeavors.  Here is what Avit had to say about our TeamCVC:

Hi Team CVC,

Today I am very pleased to inform you that I got an opportunity to join Perfectus Technology as a Verification Engineer.

My sincerest thanks to the Team CVC for training and guiding me. I am really proud that I got the opportunity to be trained under Srini sir and Ajeetha mam. Again Anand, Prabu and Jijo always looked forward to solve my doubts. Without all of this I would never have been able to achieve the level of confidence required to become a good verification engineer.

I really appreciate all your efforts for giving me have such a memorable experience at CVC.

Thanks and Regards.

Avit Kori

http://in.linkedin.com/pub/avit-kori/1b/6/ba3