



CVC Pvt. Ltd.

<http://www.cvcblr.com>

Verification using AVM

Table of Contents

Session 1: Introduction

- Introduction to SystemVerilog
- What is Advanced Verification Methodology (AVM)
- Why AVM?
- Support and flavor

Session 2: AVM TLM Library

- Interfaces
- Channels
- Ports & Exports

Session 3: AVM Library Building blocks

- Environment
- Named components
- Threaded components

Session 4: AVM with OOP

- DUT & Transactor Layers
 - Refinement
 - Transactors

Session 5: AVM Verification components

- Environment layer
 - Stimulus Generators, Transactions, Masters, Slaves



CVC Pvt. Ltd.

<http://www.cvcblr.com>

- Analysis layer
 - Analysis interface, fifo, port & export
 - Scoreboards, Coverage Collector
- Control Layer

Session 6: AVM Hierarchical Testbenches

- Hierarchical management
- Hierarchical Names
- Hierarchical Connectivity

Session 7: AVM Reporting Facilities

- Reporting structure
- Reporting Methods
- Reporting Actions

Session 8: AVM OOP based tbs

- Testbench strategies
- Patterns

Session 9: Misc

- AVM library – other classes and their usage