



CVC Pvt. Ltd.

<http://www.cvcblr.com>

Gate Level Simulation

Table of Contents

Session 1: Introduction

- Introduction to GLS
- Why GLS?

Session 2: Modes

- Pre Layout
- Post Layout without timing
- Post Layout with timing

Session 3: Standard Delay Format (SDF)

- SDF in ASIC design flow
- SDF annotate process
 - \$sdf_annotate
 - VHDL
 - MX SDF
- Compiled SDF
- SDF configurations
- SDF features, Syntax, mapping to Verilog
- SDF Annotation issues
 - Instance not found
 - IOPATH not found
 - Interconnect not found
 - Edge mismatches
 - Neagative delays
 - Rounding off delays



CVC Pvt. Ltd.

<http://www.cvcblr.com>

Session 4: Timing checks

- Verilog
- VHDL
- SDF construct

Session 5: Timing violations

- Interpret errors
- Fixing the violations
- Workaround to avoid timing violations
- Avoid false alarms
 - During reset
 - \$disable_warning
 - \$enable_warning
- Async FFs
- Edit SDF delay values
- Turn off timing checks selectively using PLI
- Use UCLI/MTI command `-tcheck`

Session 6: X-poisoning

- `+no_notifier`
- Force notifier on selected nodes
- Force `$random` on violating nodes
- Retain old value on violating nodes

Session 7: How to select tests in GLS

- `+no_notifier`

Session 8: STA-DTA Linking

- False paths `-SVA`
- Multicycle paths `-SVA`



CVC Pvt. Ltd.

<http://www.cvcblr.com>

Session 9: Equivalence checking vs GLS

- Unmatched nodes in EC