



COURSE PROFILE
LOWPOWERVERIFICTION
USINGUPF

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



I. CONTENTS

1. Unified Power Format (UPF)	3
2. Class Details	3
3. Trainers Profiles	4
A. Srinivasan Venkataramanan, CTO	4
B. Ajeetha Kumari, CEO & MD	4
4. Our Global Footprint	6
5. Other Relevant Courses	7
6. Customer list (sub-set).....	8
Session 1: UPF Features	9
Session 2: LP Verification Using Simulations	9
Session 3: LP Verification Using static verification.....	9
7. Registration	10
8. Engagement Process	11
9. More Questions?.....	11

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



Course Profile

1. Unified Power Format (UPF)

Low power design of Integrated circuits is the most critical aspect of today's chip design. As the number of portable consumer electronics products increased exponentially the power consumption and battery life of the product has become the most influential selling factor. As a result many new low power design techniques has been invented and used widely. But the current hardware description languages didn't aid the designer to specify the power intent of the design. Even if it is made to support it requires rework on the existing designs and prevents code reuse. Hence a new language is required which would convey the designer's power intent to the tools. Unified Power Format which is also called in short UPF solved the problem.

2. Class Details:

- Duration: 1-day
- Prerequisites: Using the EDA Simulator to simulate and debug digital designs & Basics of low-power CMOS design and basics of UPF
- Enrolling for a class: Please refer to Registration section.

Situtelage Pvt. Ltd.

**183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226**

<http://www.cvcblr.com>, training@cvcblr.com



3. Trainers Profiles

A. Srinivasan Venkataramanan, CTO

<http://www.linkedin.com/in/svenka3>

- Over 18+ years of experience in VLSI Design & Verification
- Designed, verified and lead several multi-million ASICs in image processing, networking and communication domain
- Worked at **Philips, Intel, and Synopsys** in various capacities. Co-authored leading books in the Verification domain.
- Presented papers, tutorials in various conferences, publications and avenues.
- Conducted workshops and trainings on PSL, SVA, SV, VMM, E, ABV, CDV and OOP for Verification
- Holds M.Tech in VLSI Design from prestigious IIT, Delhi.

B. Ajeetha Kumari, CEO & MD

<http://www.linkedin.com/in/ajeetha>

- Has 17+ years of experience in Verification
- Implemented, architected several verification environments for block & subsystems
- Co-authored leading books in the Verification domain.
- Presented papers, tutorials in various conferences, publications and avenues.
- Has worked with all leading edge simulators and formal verification (Model Checking) tools.
- Conducted workshops and trainings on PSL, SVA, SV, OVM, E, ABV, CDV and OOP for Verification
- Holds M.S.E.E. from prestigious IIT, Madras.

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



Why CVC?

	Vendor	<u>CVC</u>	<u>XYZ training company</u>	<u>EDA Vendor</u>
Factor				
Training Delivery		World renowned experts	Part timers, in bet'n job engineers	Tool support Engineer
Focus		Verification	Language	EDA tools
Topics covered		User/Verification perspective	Language perspective	Based on the tools strength
How Recently Updated		Last week	Months Back	As old as language was standardized
Verification Expertise		Yes	Depends on the trainer	No
Can I run labs across tools		Yes	Yes	No
Is Content Tool independent		Yes	No/Yes (Typically only one tool)	No
Global Footprint		Yes	No	Yes
Publications		Yes	No	No
Post training support		Yes	No	No
Online Technical Evaluation		Yes	No	No
Customization		Yes	No	No
Online Blogs		Yes	No	No
Extended Hands on		Yes	No	No
Code review		Yes	No	No
Architecture Review		Yes	No	No
Productivity Tools		Yes	No	No
Cost		Low	<Unknown>	Expensive

Situlage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



4. Our Global Footprint

- Headquartered in Bangalore, India
- India
 - Bangalore, Manipal, Cochin, Chennai
 - Pune, Hyderabad
 - Mumbai, Noida
- USA
 - San Jose/Santa Clara
 - Boston
 - Austin
- Europe
 - Poland
 - Munich (partner)
- Asia-Pac
 - Vietnam
 - Singapore
 - China
 - Taiwan
- Middle East
 - Turkey (partner, in the near future)

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



5. Other Relevant Courses

- UVM Level 1 (Basic)
- UVM Level 2 (Intermediate)
- UVM Level 3 (Expert)
- UVM RAL
- Art of Debugging with UVM
- ABV-UVM
- Go2UVM
- Graph Based Verification
- Formal Verification

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



6. Customer list (sub-set)



CYIENT



Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



Agenda

Session 1: UPF Features

- *About This Course*
- *Quick Recap on LP Simulation and UPF*
- *Supply set based UPF*
- *UPF updates across LRM releases 1.0, 1.1, 2.0 – 3.0*
- *PST modeling*
- *Hierarchical UPF*
- Macro cell handling in UPF
 - PG Netlist
 - Power-aware RTL models

Session 2: LP Verification Using Simulations

- Injecting unknowns during power-down
- Power Intent Verification at RTL
 - Consistent power domain specification
 - Missing isolation cells
 - Retention logic behavior
- Power control signal verification
 - Isolation control checks
 - Power gating control checks
 - Sequencing of control sequences
- Power Intent Verification at Gate-Level
 - Refined UPF at Gate Level
 - Power management strategy verification at Gate Level
- Power-aware coverage closure
 - Capturing coverage model using UPF
 - Analyzing coverage holes and closing them with new UVM sequences

Session 3: LP Verification Using static verification

- Power Intent Consistency Checks

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com



- Level shifter checks in VC-LP/CLP
- RTL + UPF verification with static verification
- Performing Low Power checks on Gate-Level netlist

7. Registration

Send us the following details:

- Name, Email, Contact number of all attendees
- A coordinator name (In case of multiple attendees)
- Training module you are looking for
- Onsite or at CVC premises
- Tentative schedule – month & week (Indicate when your team is available to attend the training)

You may email the details to training@cvcblr.com or

Visit Us: <http://www.cvcblr.com> or

Call Us: +91- 42134156, +91-9620209223



+91-9620209223



<https://www.linkedin.com/company/cvc-pvt-ltd>



<http://www.fb.com/cvc.uvm>



<http://www.twitter.com/cvcblr>


Situlage Pvt. Ltd.

**183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226**

<http://www.cvcblr.com>, training@cvcblr.com



8. Engagement Process



9. More Questions?

Please contact us via email/phone: training@cvcblr.com Call Us: +91- 42134156, +91-9620209223

Situtelage Pvt. Ltd.

183/3, VTD Square, 2nd Floor, Sarjapura Road, Dommasandra, Bangalore 562125
+91-9620209226

<http://www.cvcblr.com>, training@cvcblr.com