

# COURSE PROFILE LOWPOWERVERIFICTION USINGUPF

Situtelage Pvt. Ltd.



## **CONTENTS** 2. Class Details 3 5. Session 1: UPF Features 9 7. 8. Engagement Process 11 9.

## Situtelage Pvt. Ltd.



# Course Profile

#### 1. Unified Power Format (UPF)

Low power design of Integrated circuits is the most critical aspect of today's chip design. As the number of portable consumer electronics products increased exponentially the power consumption and battery life of the product has become the most influential selling factor. As a result many new low power design techniques has been invented and used widely. But the current hardware description languages didn't aid the designer to specify the power intent of the design. Even if it is made to support it requires rework on the existing designs and prevents code reuse. Hence a new language is required which would convey the designer's power intent to the tools. Unified Power Format which is also called in short UPF solved the problem.

### 2. Class Details:

- Duration: 1-day
- Prerequisites: Using the EDA Simulator to simulate and debug digital designs & Basics of low-power CMOS design and basics of UPF
- Enrolling for a class: Please refer to Registration section.

Situtelage Pvt. Ltd.



### 3. Trainers Profiles

#### A. Srinivasan Venkataramanan, CTO

#### http://www.linkedin.com/in/svenka3

- Over 18+ years of experience in VLSI Design & Verification
- Designed, verified and lead several multi-million ASICs in image processing, networking and communication domain
- Worked at **Philips, Intel,** and **Synopsys** in various capacities. Co-authored leading books in the Verification domain.
- Presented papers, tutorials in various conferences, publications and avenues.
- Conducted workshops and trainings on PSL, SVA, SV, VMM, E, ABV, CDV and OOP for Verification
- Holds M.Tech in VLSI Design from prestigious IIT, Delhi.

#### B. Ajeetha Kumari, CEO & MD

#### http://www.linkedin.com/in/ajeetha

- Has 17+ years of experience in Verification
- Implemented, architected several verification environments for block & subsystems
- Co-authored leading books in the Verification domain.
- Presented papers, tutorials in various conferences, publications and avenues.
- Has worked with all leading edge simulators and formal verification (Model Checking) tools.
- Conducted workshops and trainings on PSL, SVA, SV, OVM, E, ABV, CDV and OOP for Verification
- Holds M.S.E.E. from prestigious IIT, Madras.

## Situtelage Pvt. Ltd.



# Why CVC?

| Vendor Factor                  | CVC                           | XYZ training company                   | EDA Vendor                          |
|--------------------------------|-------------------------------|--|-------------------------------------|
| Training Delivery              | World renowned experts        | Part timers, in bet'n job engineers    | Tool support Engineer               |
| Focus                          | Verification                  | Language                               | EDA tools                           |
| Topics covered                 | User/Verification perspective | Language perspective                   | Based on the tools strength         |
| How Recently<br>Updated        | Last week                     | Months Back                            | As old as language was standardized |
| Verification<br>Expertise      | Yes                           | Depends on the trainer                 | No                                  |
| Can I run labs across tools    | Yes                           | Yes                                    | No                                  |
| Is Content Tool independent    | Yes                           | No/Yes<br>(Typically only<br>one tool) | No                                  |
| Global Footprint               | Yes                           | No                                     | Yes                                 |
| Publications                   | Yes                           | No                                     | No                                  |
| Post training support          | Yes                           | No                                     | No                                  |
| Online Technical<br>Evaluation | Yes                           | No                                     | No                                  |
| Customization                  | Yes                           | No                                     | No                                  |
| Online Blogs                   | Yes                           | No                                     | No                                  |
| Extended Hands on              | Yes                           | No                                     | No                                  |
| Code review                    | Yes                           | No                                     | No                                  |
| Architecture Review            | Yes                           | No                                     | No                                  |
| Productivity Tools             | Yes                           | No                                     | No                                  |
| Cost                           | Low                           | <unknown></unknown>                    | Expensive                           |

# Situtelage Pvt. Ltd.



## 4. Our Global Footprint

- Headquartered in Bangalore, India
- India
  - o Bangalore, Manipal, Cochin, Chennai
  - o Pune, Hyderabad
  - o Mumbai, Noida
- USA
  - o San Jose/Santa Clara
  - Boston
  - Austin
- Europe
  - o Poland
  - o Munich (partner)
- Asia-Pac
  - o Vietnam
  - o Singapore
  - o China
  - o Taiwan
- Middle East
  - o Turkey (partner, in the near future)

## Situtelage Pvt. Ltd.



## 5. Other Relevant Courses

- UVM Level 1 (Basic)
- UVM Level 2 (Intermediate)
- UVM Level 3 (Expert)
- UVM RAL
- Art of Debugging with UVM
- ABV-UVM
- Go2UVM
- Graph Based Verification
- Formal Verification

Situtelage Pvt. Ltd.



## 6. Customer list (sub-set)



























































## Situtelage Pvt. Ltd.



#### Session 1: UPF Features

- About This Course
- Quick Recap on LP Simulation and UPF
- Supply set based UPF
- *UPF updates across LRM releases 1.0, 1.1, 2.0 3.0*
- PST modeling
- Hierarchical UPF
- Macro cell handling in UPF
  - PG Netlist
  - Power-aware RTL models

#### Session 2: LP Verification Using Simulations

- Injecting unknowns during power-down
- Power Intent Verification at RTL
  - o Consistent power domain specification
  - Missing isolation cells
  - o Retention logic behavior
- Power control signal verification
  - Isolation control checks
  - Power gating control checks
  - Sequencing of control sequences
- Power Intent Verification at Gate-Level
  - o Refined UPF at Gate Level
  - o Power management strategy verification at Gate Level
- Power-aware coverage closure
  - Capturing coverage model using UPF
  - o Analyzing coverage holes and closing them with new UVM sequences

#### Session 3: LP Verification Using static verification

Power Intent Consistency Checks

## Situtelage Pvt. Ltd.



- Level shifter checks in VC-LP/CLP
- RTL + UPF verification with static verification
- Performing Low Power checks on Gate-Level netlist

## 7. Registration

Send us the following details:

- Name, Email, Contact number of all attendees
- A coordinator name (In case of multiple attendees)
- Training module you are looking for
- Onsite or at CVC premises
- Tentative schedule month & week (Indicate when your team is available to attend the training)

You may email the details to <u>training@cvcblr.com</u>or

Visit Us: http://www.cvcblr.com or

Call Us: +91- 42134156, +91-9620209223



+91-9620209223



https://www.linkedin.com/company/cvc-pvt-ltd



http://www.fb.com/cvc.uvm




http://www.twitter.com/cvcblr

Situtelage Pvt. Ltd.



## 8. Engagement Process



## 9. More Questions?

Please contact us via email/phone: <a href="mailto:training@cvcblr.com">training@cvcblr.com</a>Call Us: +91- 42134156, +91-9620209223

# Situtelage Pvt. Ltd.