Course Profile

UVM-Level 2

CVC Pvt. Ltd.

VTD Square, 2nd Floor, 183/3 Sarjapura Road, Dommasandra,
Bangalore – 562125. Ph. No. +91-9620209226
http://www.cvcblr.com, info@cvcblr.com

I. CONTENTS

1. Universal Verification Methodology (UVM) – Level 2 3
2. Class Details: 3
3. Trainers Profiles 3
   a. Srinivasan Venkataramanan, cto 3
   b. Ajeetha Kumari, ceo AND md 4
4. Why CVC? 4
5. Our Global Footprint 5
6. Other Relevant Courses 5
7. Customer set (sub-set) 6
8. Course Content 7
   What Is SystemVerilog? 7
   What Is UVM? 7

DAY1 7
   Session 1: 7
   Session 2: 7
   Session 3: 8

DAY2 8
   Session 4: 8
   Session 5: 8
   Session 6: 8

DAY3 9
   Session 7: 9
   Session 8: 9
   Session 9: 10

9. Registration 10

CVC Pvt. Ltd.

VTD Square, 2nd Floor, 183/3 Sarjapura Road, Dommasandra,
Bangalore – 562125. Ph. No. +91-9620209226
http://www.cvcblr.com, info@cvcblr.com

Course Profile

1. Universal Verification Methodology (UVM) – Level 2

CVC's Level2 UVM course addresses advanced topics on UVM. Attendees are expected to be fully conversant with Basic UVM and can build IP level testbenches with UVM framework. We strongly recommend attendees to self-attest/self-evaluate via online UVM quiz at www.verifjobs.com before to ensure their UVM awareness is robust to handle advanced topics in Level2 course. This Level-2 course, does quick recap of Basic UVM course, and then moves on to some of the advanced features of UVM.

2. Class Details:

- Duration: 3-days full time (Can be extended up-to 5 days on need basis)
- Prerequisites: Verification, SystemVerilog, UVM (Level-1, to the level of UVC building)
- Enrolling for a class: Please refer to Registration section.

3. Trainers Profiles

A. Srinivasan Venkataramanan, CTO

http://www.linkedin.com/in/svenka3

- Over 20+ years of experience in VLSI Design & Verification
- Designed, verified and lead several multi-million ASICs in image processing, networking and communication domain
- Worked at **Philips, Intel,** and **Synopsys** in various capacities. Co-authored leading books in the Verification domain.
- Presented papers, tutorials in various conferences, publications and avenues.
- Conducted workshops and trainings on PSL, SVA, SV, VMM, E, ABV, CDV and OOP for Verification
- Holds M.Tech in VLSI Design from prestigious IIT, Delhi.

CVC Pvt. Ltd.

VTD Square, 2nd Floor, 183/3 Sarjapura Road, Dommasandra,
Bangalore – 562125. Ph. No. +91-9620209226
http://www.cvcblr.com, info@cvcblr.com

B. Ajeetha Kumari, CEO AND MD

http://www.linkedin.com/in/ajeetha

- Has 18+ years of experience in Verification
- Implemented, architected several verification environments for block & subsystems
- Co-authored leading books in the Verification domain.
- Presented papers, tutorials in various conferences, publications and avenues.
- Has worked with all leading edge simulators and formal verification (Model Checking) tools.
- Conducted workshops and trainings on PSL, SVA, SV, OVM, E, ABV, CDV and OOP for Verification
- Holds M.S.E.E. from prestigious IIT, Madras.

4. Why CVC?

Factor / Vendor	CVC	XYZ training company	EDA Vendor
Training Delivery	World renowned experts	Part timers, in bet'n job engineers	Tool support Engineer
Focus	Verification	Language	EDA tools
Topics covered	User/Verification perspective	Language perspective	Based on the tools strength
How Recently Updated	Last week	Months Back	As old as language was standardized
Verification Expertise	Yes	Depends on the trainer	No
Can I run labs across tools	Yes	Yes	No
Is Content Tool independent	Yes	No/Yes (Typically only one tool)	No
Global Footprint	Yes	No	Yes
Publications	Yes	No	No
Post training support	Yes	No	No
Online Technical Evaluation	Yes	No	No
Customization	Yes	No	No
Online Blogs	Yes	No	No
Extended Hands on	Yes	No	No
Code review	Yes	No	No
Architecture Review	Yes	No	No
Productivity Tools	Yes	No	No
Cost	Low	<Unknown>	Expensive

5. Our Global Footprint



6. Other Relevant Courses

- UVM Level 3 (Expert)
- UVM RAL
- Art of Debugging with UVM
- ABV-UVM
- Go2UVM
- Graph Based Verification
- Formal Verification

CVC Pvt. Ltd.

VTD Square, 2nd Floor, 183/3 Sarjapura Road, Dommasandra,
Bangalore – 562125. Ph. No. +91-9620209226
http://www.cvcblr.com, info@cvcblr.com

7. Customer set (sub-set)

CVC Pvt. Ltd.

VTD Square, 2nd Floor, 183/3 Sarjapura Road, Dommasandra,
Bangalore – 562125. Ph. No. +91-9620209226
http://www.cvcblr.com, info@cvcblr.com

8. Course Content

What Is SystemVerilog?

SystemVerilog is a major extension to Verilog-2001, adding significant new features to Verilog for verification, design and synthesis. Enhancements range from simple enhancements to existing constructs, addition of new language constructs to the inclusion of a complete Object-Oriented Programming features. There are also considerable improvements in the usability of Verilog for RTL design.

What Is UVM?

Universal Verification Methodology (UVM) is the industry standard Verification methodology for Verification using SystemVerilog (SV). UVM provides a mean of doing verification in a well-defined and structured way. It is a culmination of well-known ideas, thoughts and best practices. It is also supported by a standard set of base classes to help building structured verification environment faster. More details about the standard can be found at: http://www.go2uvm.org

Agenda

DAY1

Session 1:

- Introduction
- Quick UVM re-cap
  - Messaging, Transaction models
  - Interface, Driver, Sequencer
  - Agent, Env, Test
- LAB 1 – AHB basic UVC
  - Interface, Transaction model, Driver
  - Sequencer, Agent, env, simple test

Session 2:

- Building monitors in UVM

- Subscriber base class usage
- Building functional coverage model with UVM framework
- Writing sequences to achieve higher coverage
- LAB 2 –AHB UVC
    - Monitor, Subscriber
    - FCOV, Sequences

Session 3:

- Scoreboards, means to connect to Monitors
    - Simple analysis_imp/export
    - Multiple analysis_imp via uvm_analysis_imp_decl macro
    - Using TLM Analysis FIFO
- LAB 3 – AHB UVC
    - Scoreboard with TLM connections to monitor

DAY2

Session 4:

- Using DPI & assertions along with scoreboards
    - Adding SVA inside interface
    - Using bind
    - Using uvm_error in action blocks
    - Using DPI to integrate C golden reference model
- LAB 4 – Using assertions with UVM
- LAB 5 – Scoreboard with DPI
    - Golden Ref model via DPI
    - RGB -2 –YUV Design

Session 5:

- TLM Push vs Pull model
- Using push_driver & push_sequencer
- LAB 6 –TLM Push Model SQR-DRVR
    - Update vl_ahb UVC to use Push model

Session 6:

- Hierarchical sequences –best industry practices
    - Random sequences

- File based sequences
- Parallel sequence

- LAB 7 – Advanced sequences
  - File based sequence
  - Parallel sequence
- Sequence Arbitration
  - Default Arb mode
  - Changing sequence arbitration mode
  - Custom, user-defined arbitration
- LAB 8 – Arbitration modes
  - Arbitration mode change
  - User defined arbitration

DAY3

Session 7:

- Sequence libraries – new feature in UVM 1.1d
- Creating a sequence library
- Adding legacy sequences to sequence library
- Adding new sequences to sequence library
- Running sequence libraries
  - Nightly regression setup
  - Exhaustive regression (with **RANDC** mode)
- Advanced stimulus generation
  - More on Sequencer
- Sequences – how to define new sequences
  - Means of choosing sequences
- LAB 9 – Sequence libraries

Session 8:

- Virtual Sequencer
  - Reusable sequencer layer for sub-system verification with UVM
- Virtual Sequences
  - Need for virtual sequences
  - Compare with test based options to launch multiple sequences on multiple sequencers

- LAB 10 – Virtual sequencer & virtual sequence for a APB-SPI IP

Session 9:

- Advanced factory use-cases
  - Multiple overrides – replace
  - Multiple overrides – ignore
  - UNDO an override
  - Impact of “name” in instance based overrides
  - Debugging factory overrides
- LAB 11 –UVM factory
- Callbacks in UVM
  - Need for callbacks
  - Defining façade callback class
  - Inserting callback hooks in UVC
  - Implementing callback extensions
- LAB 12 - Callbacks

9. Registration

Send us the following details:

- Name, Email, Contact number of all attendees
- A coordinator name (In case of multiple attendees)
- Training module you are looking for
- Onsite or at CVC premises
- Tentative schedule – month & week (Indicate when your team is available to attend the training)

You may email the details to training@cvcblr.com or

Visit Us: http://www.cvcblr.com or

Call Us: +91-9620209223

CVC Pvt. Ltd.

VTD Square, 2nd Floor, 183/3 Sarjapura Road, Dommasandra,
Bangalore – 562125. Ph. No. +91-9620209226
http://www.cvcblr.com, info@cvcblr.com